Code Browser Pages:
| Files in ones_counter.tar assertion.sv driver.sv env.sv filelist interface.sv monitor.sv rtl.sv scoreboard.sv Current file: stimulus.sv test_1.sv test_2.sv top.sv |
 |
////////////////////////////////////////////////
////s~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~s////
////s www.testbench.in s////
////s s////
////s SystemVerilog Tutorial s////
////s s////
////s gopi@testbench.in s////
////s~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~s////
////////////////////////////////////////////////
class stimulus;
rand bit value;
constraint distribution {value dist { 0 := 1 , 1 := 1 }; }
endclass