| |||
|---|---|---|---|
|
|
||
Gopikrishna
He is working with Infinera as Verification Engineer. He has 4 years of experience as ASIC Design Verification Engineer. Prior to Infinera, he worked with Synopsys,Axiom Design Automation,Syschip and Ample Communication. He is expertise in various Hardware verification languages and methodologies. He has experience in Verification of Ethernet,PCI Express,I2C and Interlaken.
He is an M.Tech in VLSI Design From Sathyabama University, Chennai.
You can reach him at: gopi@testbench.in
Connect to Gopi @ Linkedin : http://in.linkedin.com/in/systemverilog
Naresh Maddipati
You can reach him at: naresh@testbench.in