|
HOME
|
ABOUT
|
ARTICLES
|
ACK
|
FEEDBACK
|
TOC
|
LINKS
|
BLOG
|
JOBS
|
Tutorials
SystemVerilog
Verification
Constructs
Interface
OOPS
Randomization
Functional Coverage
Assertion
DPI
UVM Tutorial
VMM Tutorial
OVM Tutorial
Easy Labs : SV
Easy Labs : UVM
Easy Labs : OVM
Easy Labs : VMM
AVM Switch TB
VMM Ethernet sample
Verilog
Verification
Verilog Switch TB
Basic Constructs
OpenVera
Constructs
Switch TB
RVM Switch TB
RVM Ethernet sample
Specman E
Interview Questions
TEST YOUR STA SKILLS 6
(Q
i
55)
o
e
What
i
will
o
be
q
implemented
r
e
by
i
'for'
o
q
j
loop?
r
e
is
i
it
o
synthesizable
q
?
Ans:
Yes,
i
it
o
e
is
i
synthesizable
o
if
q
it
r
e
is
i
constant,
o
q
j
and
r
e
synthesis
i
will
o
give
q
counter that
z
is
u
y
adder
e
o
along
z
x
with the comparator.
(Q
i
56)
o
e
What
i
about
o
latch
q
based
r
e
timing
i
?
Ans:
Time
i
borrowing
o
e
(also
i
known
o
as
q
cycle
r
e
stealing)
i
takes
o
q
j
advantage
r
e
of
i
the
o
latch
q
transparency to
z
borrow
u
y
time
e
o
from
z
x
the next stage to meet timing constraints. (Very few company like IBM only doing latch based design)
www.testbench.in
(Q
i
57)
o
e
What
i
is
o
DPCS
q
?
Ans:
It
i
is
o
e
Delay
i
and
o
Power
q
Calculation
r
e
Language.
i
You
o
q
j
can
r
e
find
i
its
o
IEEE
q
LRM from
z
below
u
y
link.
e
o
Its
z
x
extension version is called OLA (Open Language API)
Click on the below link
http://mhonarc.si2.org/ieee1481/ieee1481/msg00405.html
(Q
i
58)
o
e
Why
i
we
o
need
q
setup
r
e
&
i
hold
o
q
j
time
r
e
?
Ans:
If
i
we
o
e
think
i
at
o
physics
q
point
r
e
of
i
view,
o
q
j
Internal
r
e
atoms
i
of
o
silicon
q
has drift/diffusion
z
which
u
y
cause
e
o
internal
z
x
resistance, because of that flops takes small amount of time to respond. Till that time input should remain stable, which is nothing but setup time. And for hold flop takes time to behave respect to input, that time called hold time
.....w.....w......w......t.....e.....s.....t......b.....e.....n.....c.....h......i.....n
www.testbench.in
(Q
i
59)
o
e
Maximum
i
transition
o
time
q
?
Ans:
The
i
maximum
o
e
transition
i
time
o
for
q
a
r
e
net
i
is
o
q
j
the
r
e
longest
i
time
o
required
q
for it
z
is
u
y
driving
e
o
pin
z
x
to change logic values.
(Q
i
60)
o
e
Maximum
i
capacitance
o
?
Ans:
The
i
maximum
o
e
capacitance
i
is
o
a
q
pin-level
r
e
attribute
i
used
o
q
j
to
r
e
define
i
the
o
q
maximum total
z
capacitive
u
y
load
e
o
that
z
x
an output pin can drive. That is, the pin cannot connect to a net that has a total capacitance (load pin capacitance and interconnect capacitance) greater than or equal to the maximum capacitance defined at the pin.
www.testbench.in
(Q
i
61)
o
e
.Maximum
i
fan-out
o
?
Ans:
Consider
i
an
o
e
AND
i
gate
o
of
q
A,B
r
e
input
i
and
o
q
j
F
r
e
output.
To
i
evaluate
o
e
the
i
fanout
o
for
q
a
r
e
driving
i
pin
o
q
j
F,
r
e
tool
i
calculates
o
the
q
sum of
z
u
y
all
e
o
the
z
x
fanout_load (Inputs) driven by pin F and compares that number with the number of max_fanout attributes stored at the driving pin F.
--If
i
the
o
e
sum
i
of
o
the
q
fanout
r
e
loads
i
is
o
q
j
not
r
e
more
i
than
o
the
q
max_fanout value,
z
the
u
y
net
e
o
driven
z
x
by X is valid.
--If
i
the
o
e
net
i
driven
o
by
q
X
r
e
is
i
not
o
q
j
valid,
r
e
tool
i
tries
o
to
q
make that
z
net
u
y
valid,
e
o
perhaps
z
x
by choosing a higher-drive component.
.....w.....w......w......t.....e.....s.....t......b.....e.....n.....c.....h......i.....n
www.testbench.in
(Q
i
62)
o
e
If
i
my
o
design
q
have
r
e
a
i
setup
o
q
j
and
r
e
hold
i
violation
o
then
q
whom will
z
you
u
y
fix
e
o
first?
z
x
why ?
Ans:
first
i
hold
o
e
time
i
violation
o
should
q
be
r
e
sorted
i
out.
o
q
j
even
r
e
if
i
u
o
satisfy
q
setup time
z
requirements
u
y
for
e
o
a
z
x
particular frequency, your system will land up in metastable state if hold is not met. setup time violations can be taken care of by reducing the clock frequency. but the hold time violation is due to unnecessary delays on the clock tree. therefore removing the hold time violation is a preferred option. You can see a lot of chips/microprocessors taped out with setup violations but getting rid of each hold violation is absolutely important.
(Q
i
63)
o
e
Propagated
i
clock
o
?
Ans:
There
i
are
o
e
for
i
types
o
of
q
clock,
r
e
Real,
i
Ideal,
o
q
j
Prorogated
r
e
and
i
Virtual.
o
among
q
them Prorogated
z
clock
u
y
have
e
o
edge
z
x
times skewed by the path delay from the clock source to the register clock pin.
www.testbench.in
(Q
i
64)
o
e
Dynamic
i
timing
o
analysis
q
?
Ans:
Dynamic
i
timing
o
e
analysis
i
verifies
o
circuit
q
timing
r
e
by
i
applying
o
q
j
test
r
e
vectors
i
to
o
q
the circuit.
z
This
u
y
approach
e
o
is
z
x
an extension of simulation and ensures that circuit timing is tested in its functional context. This method reports timing errors that functionally exist in the circuit and avoids reporting errors that occur in unused circuit paths. There are no commercially available tools for dynamic timing analysis.
(Q
i
65)
o
e
Arrival
i
time
o
?
.....w.....w......w......t.....e.....s.....t......b.....e.....n.....c.....h......i.....n
Ans:
The
i
arrival
o
e
time
i
of
o
a
q
circuit
r
e
is
i
the
o
q
j
time
r
e
elapsed
i
for
o
a
q
signal to
z
arrive
u
y
at
e
o
a
z
x
certain point. The reference, or time 0.0, is often taken as the arrival time of a clock signal. that time comes under arrival path/clock path/early path.
www.testbench.in
(Q
i
66)
o
e
Required
i
time
o
?
Ans:
This
i
is
o
e
the
i
latest
o
time
q
at
r
e
which
i
a
o
q
j
signal
r
e
can
i
arrive
o
without
q
making the
z
clock
u
y
cycle
e
o
longer
z
x
than desired. It falls under required path/ data path/late path.
(Q
i
67)
o
e
What
i
is
o
the
q
equation
r
e
of
i
the
o
q
j
setup
r
e
and
i
hold
o
time
q
?
Ans:
setup
i
time
o
e
=
i
(longest
o
data
q
path
r
e
delay)
i
¿
o
q
j
(shortest
r
e
clock
i
path
o
delay)
q
+ (setup
z
time
u
y
of
e
o
register)
hold
i
time
o
e
=
i
(longest
o
clock
q
path
r
e
delay)
i
¿
o
q
j
(shortest
r
e
data
i
path
o
delay)
q
+
z
(hold
u
y
time
e
o
of
z
x
register)
www.testbench.in
Index
Functional Verification Questions
Functional Verification Questions 2
Test Your Systemverilog Skills 1
Test Your Systemverilog Skills 2
Test Your Systemverilog Skills 3
Test Your Systemverilog Skills 4
Test Your Sva Skills
Test Your Verilog Skills 1
Test Your Verilog Skills 2
Test Your Verilog Skills 3
Test Your Verilog Skills 4
Test Your Verilog Skills 5
Test Your Verilog Skills 6
Test Your Verilog Skills 7
Test Your Verilog Skills 8
Test Your Verilog Skills 9
Test Your Verilog Skills 10
Test Your Verilog Skills 11
Test Your Verilog Skills 12
Test Your Verilog Skills 13
Test Your Verilog Skills 14
Test Your Verilog Skills 15
Test Your Verilog Skills 16
Test Your Verilog Skills 17
Test Your Specman Skills 1
Test Your Specman Skills 2
Test Your Specman Skills 3
Test Your Specman Skills 4
Test Your Sta Skills 1
Test Your Sta Skills 2
Test Your Sta Skills 3
Test Your Sta Skills 4
Test Your Sta Skills 5
Test Your Sta Skills 6
Test Your Sta Skills 7
Test Your Dft Skills 1
Test Your Dft Skills 2
Test Your Dft Skills 3
Test Your Dft Skills 4
Test Your Uvm Ovm Skills
Report a Bug or Comment on This section
- Your input is what keeps Testbench.in improving with time!